第7章 VHDL OBJECTS: CONSTANTS, VARIABLES, AND SIGNALS - ppt download